“A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT”. Journal of Information and Communication Technology 2, no. 1 (May 28, 2003): 15–30. Accessed November 10, 2025. https://www.educationmalaysia.co.uk/index.php/jict/article/view/8017.