“A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT”. 2003. Journal of Information and Communication Technology 2 (1): 15-30. https://www.educationmalaysia.co.uk/index.php/jict/article/view/8017.