A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT. JICT. 2003;2(1):15-30. Accessed November 10, 2025. https://www.educationmalaysia.co.uk/index.php/jict/article/view/8017