“A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT”, JICT, vol. 2, no. 1, pp. 15–30, May 2003, Accessed: Nov. 10, 2025. [Online]. Available: https://www.educationmalaysia.co.uk/index.php/jict/article/view/8017