A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT. JICT 2003, 2 (1), 15-30.