2003. A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT. Journal of Information and Communication Technology. 2, 1 (May 2003), 15–30.