View of A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT

Return to Issue Details A BIT-SERIAL ARCHITECTURE FOR A MULTIPLIERLESS DCT Download Download PDF